Name of Teaching Staff	:	Dr. (Mrs.) Poonam A. Kadam
Designation	:	Assistant Professor
Department	:	Electronics & Telecommunication Engineering
Date of Joining the Institution	:	3.2.2006
Email ID	:	poonam.kadam@djsce.ac.in
Office Contact	:	022-42335000 (Ext.1227)
Google Scholar Link	:	https://scholar.google.com/citations?user=LbBPwTE AAAAJ&hl=en
Researchgate Link:	:	https://www.researchgate.net/profile/Poonam-Kadam
ORCID	:	https://orcid.org/my-orcid?orcid=0000-0003-3635- 7872
Qualifications with Class / Grade	:	<ol> <li>Ph.D. in Technology (Electronics &amp; Telecommunication Engineering) from University of Mumbai on Topic "Design and Analysis of Broadband and Multiband Antennas using Defected Ground Plane Structure".</li> <li>M.Tech. in Electronics Engineering from I.I.T. BHU, 2003, 1<sup>st</sup> class with Distinction 9.13 CGPA.</li> <li>B.E. (Electronics Engineering) from SGGS Institute of Technology, SRTMU, 2001, 76.30%, 1<sup>st</sup> class.</li> </ol>
Total Experience in Years	:	<ol> <li><u>Teaching</u>: 19 years</li> <li>Assistant Professor, Electronics &amp; Telecommunication Engg. Department, D. J. Sanghvi College of Engineering from 2.7.2007 to till date.</li> <li>Lecturer (Adhoc), IT Department, D. J. Sanghvi College of Engineering from 3.2.2006 to 30.06.2006 and from 11.7.2006 to 01.7.2007.</li> <li>Lecturer, Electronics Department, SGGS Institute of Technology, from 3.2.2003 to 2.2.2006.</li> </ol>
Papers Published in Journal:	:	International: 7
		<ol> <li>P. A. Kadam and A. A. Deshmukh, "Multiband microstrip antenna using modified pi-shape slot on ground plane", International Journal of Wireless and Microwave Technologies, vol.9, no.1, pp. 23-35, 2019.</li> <li>P. A. Kadam and A. A. Deshmukh, "Modified ground plane multiband rectangular Microstrip antenna with reduced cross-polar radiation", Progress in Electromagnetics Research C, vol. 100, 59-71, 2020.</li> <li>P. A. Kadam and A. A. Deshmukh, "Compact wideband microstrip antenna with modified ground plane", International Journal of Microwave and Optical Technology, vol. 15, no. 3, pp. 228 – 237, May 2020.</li> </ol>

	:	<ul> <li>[4] A. A. Deshmukh, P. Kamble and P. A. Kadam," Design of slots currectangular microstrip antenna backed by modified ground plane for wider bandwidth", International Journal Microwave and Optica Technology, pp. 228-237, vol. 15, No. 3, Nov. 2020.</li> <li>[5] P. A. Kadam and A. A. Deshmukh, "Rectangular microstrip antenna backed by modified ground plane for reduced cross polar radiation" International Journal Microwave and Optical Technology, vol. 16, No. 1 January 2021.</li> <li>[6] P. A. Kadam and A. A. Deshmukh, "Regular shape microstrip antenna backed by bow-tie shape ground plane for enhanced antenn characteristics" International Journal of Electronics and Communication (AEU), May 2021.</li> <li>[7] P. A. Kadam and A. A. Deshmukh "Gap-coupled microstrip antenna backed by rectangular slot cuts ground plane", International Journal of R<sup>+</sup> and Microwave Computer-Aided Engineering, Aug. 2021.</li> </ul>				
Papers Presented in Conferences		National: 3				
		<ol> <li>Poonam Varma, V. Shahane, "Efficient VLSI computing paradigm using a Novel 5*5 Universal Reversible gate", DJSCOE &amp; NMIMS – National conference on information and communication Technology New Horizon in Technology and Applications, PP.4, March 01-03, 2007.</li> <li>Poonam Kadam, Akshita J, Bhavin M, Ronak H, "Multiplier design using SCRL technique" – NCCT 2011.</li> <li>Poonam A. Kadam, Amit A. Deshmukh, et al., "Analysis and Resonar length formulation of Dual-Band Microstrip antenna with Modifier ground", National Conference on Communications NCC 2019.</li> </ol>				
		International: 29				
		<ol> <li>[1] Amit Deshmukh, Adil Parvez, Priyanka Verma, Ami Desai, Poonan Kadam and Kamala Prasan Ray, "Space Fed Ring Microstrip Antenn array with Stacked Rectangular Microstrip Antenna Feed", INDICON 2016.</li> <li>[2] Poonam Kadam, Kapil Gavali, "VLSI design of high speed Vedi multiplier for FPGA implementation", in 2016 IEEE conference on Engineering and Technology ICETECH 2016, 17th and 18th March 2016</li> <li>[3] Kapil Ram Gavali, Poonam Kadam: High Throughput Architecture o DCTQ Processor suitable for FPGA Implementation, in 2016 IEEI International Conference on Communication Systems and Networks COMNET 2016, India.</li> <li>[4] Poonam Kadam, Amruta Oza, "Techniques for Sub-Threshold Leakag Reduction in Low Power CMOS Circuit Designs, International Journal o Computer Applications (0975 – 8887) Volume 97– No.15, July 2014.</li> <li>[5] Poonam Kadam, Amruta Ozam "Low Power High Speed Multiplie Design based on MTCMOS Technique, Communication on Applie</li> </ol>				

	Electronics, ISSN: 2394-4714 Foundation of Computer Science FCS,
	New York, USA Volume 5 – No.7, July 2016.
Γe	7] Poonam Kadam, Sahil Thapar et al., "Comparative Analysis of Routing
	Protocols". International Journal of Computer Application. 2014.
	Poonam Kadam, Bhakti Patel "Comparative Analysis of Adiabatic logic
	techniques". International Journal of Computer Application. (0975-8887).
	ICCT 2015.
ΓE	B Poonam Kadam and Bhakti Patel. "Modified PFAL adjabatic technique
	for Low Power", Communication on Applied Electronics, Dec. 2015.
2]	9] Poonam Kadam, Nilima Parmar, "Combined Architecture for AES
	Encryption and Decryption using FPGA", Communication on Applied
	Electronics- ISSN: 2394- 4714, ICCT 2015.
[10	)] Poonam Kadam, Nilima Parmar, "High speed architecture
	implementation of AES using FPGA ", International Journal of Computer Application, (0975-8887), ICCT 2015.
[11]	] Poonam Kadam and Nilima D. Parmar, "Pipelined Implementation of
	Dynamic Rijndael S-Box", International Journal of Computer
	Applications, Vol. 111, No. 10, pp. 36 - 38, February 2015 Edition, ISBN
	No: 19578-1384, http://www.ijcaonline. Vol. 111, No. 10, pp.19578-
	1384, ISBN: 973-93-80885-23-1(DOI - 10.5120/ijca19578-1384)
[12	2] Poonam Kadam and Nilima D. Parmar, "High Performance Architecture
	Implementation of AES using FPGA", Proceedings of Fifth International
	Workshop on Advances in Computing and Communications 2015, 3rd –
	4th September 2015, Kochi, India, Mc Graw Hill Education, pp. 11-15.
	(ISBN-13: 978-93-392-2414-7)
[ [1:	B] Poonam Kadam, Aruna Rani, "Split level charge recovery logic"
	Proceedings of National Conference on VLSI & Image Processing,
	NCVLSI'13, March 2013.
	4] Poonam Kadam and Aruna Rani, "Adiabatic Split Level Charge Recovery Logic Circuit," in IJCA, ISBN: 973-93-80873-85-9, March 2013.
[15]	[J] A. A. Deshmukh, Shafin Nagarbowdi, P. A. Kadam, A.A. Odhekar,
	"Broadband Gap-coupled Isosceles Triangular Microstrip Antennas,
	International Conference on Emerging Trends & Innovation in ICT
	(ICEI) Pune Institute of Computer Technology, Pune, India, Feb 3-5,
	2017.
[10	5] A. A. Deshmukh, P. A. Kadam, Shefali Pawar, K P Ray, "Analysis of
	Single Shorted Square Microstrip Antenna", International Conference on
	Emerging Trends & Innovation in ICT (ICEI) Pune Institute of Computer
	Technology, Pune, India, Feb 3-5, 2017.
[1]	7] A. A. Deshmukh, P. A. Kadam , Darshan Gala, K P Ray, "Multi-band
	Square Microstrip Antenna Using Defected Ground Plane", IEEE,
	ICCUBEA2017.

[18] Amit A. Deshmukh, Poonam Kadam, Akshay Doshi, Darshan Gala,
"Wide band Designs of Rectangular Microstrip Antenna Using modified
ground plane", IEEE, ICAC2017.
[19] Poonam A. Kadam, Amit A. Deshmukh et al., "Design and Analysis of
Multiband defected ground plane MSA", International Conference on
Communication, Information and Computing Technology, IEEE, 2018 at
SPIT.
[20] Amit A. Deshmukh, Poonam A. Kadam, et al., "Air Suspended Multiband
E-shaped Antenna", International Conference On Computing,
Communication, Control and Automation, IEEE, 2018, Pune.
[21] Amit A. Deshmukh, Poonam A. Kadam, et al., "Multi-Resonant Wide
Band Rectangular Microstrip Antenna with U-Shape and Rectangular
Slots", International Conference on Wireless Communication, Springer,
2017.
[22] Amit A. Deshmukh, Poonam A. Kadam, et al., "On the Design of
Circularly Polarized U-slot cut square Microstrip Antenna", IEEE 2017
International conference on Communication systems & IT Applications,
April 2017.
[23] Poonam A. Kadam, Amit A. Deshmukh, et al., "Resonant length
Formulation for compact Defected ground plane RMSA", International
Symposium on Antennas and Propagation APSYM, IEEE, 2018.
[24] Jeet Sanghavi, Alay Shah, Saurabh Rane, Naitik Shah, Siddharth Nayak,
Poonam Kadam, "Agricultural Productivity Enhancement System &
Livestock Management using Internet of Things", International
Conference on Advances in Electronics, Computer & Communication,
[25] Poonam A. Kadam, Amit A. Deshmukh, et al., "Improved Compact
Broadband Defected Ground Microstrip Antenna", International
Conference in Computing, Communication and Control, IEEE 2019.
[26] Poonam A. Kadam, Amit A. Desnmukn, "Analysis of Compact Dual Dend Defected Coursed Microsoftic Automas for WI AN Application"
Band Delected Ground Microstrip Antenna for WLAN Application,
[27] A puis Odheker, Amit Deshmukh, Doopen Kedem and Seniay Deshmukh
[27] Anuja Odnekar, Anni Desinnukii, Foonani Kadani and Sanjay Desinnukii, "Novel Design of Square Microstrip Antenne with Circular Slots for
Circular Polarization" 2018 15th IEEE India Council International
Conference (INDICON) 2018
[28] Poonam Varma, V Mohan, A. Loge, "Efficient data nath Designing
Using Reversible Conservative Logic". 8th WSEAS international
conference on Circuits and System, WSEAS proceedings, ISSN 1109-
2734, Vol. 3 (5), July 2004.
[29] Poonam A. Kadam, Amit A. Deshmukh, "Gap-Coupled Microstrip
Antenna Backed by Rectangular Slots Cut Ground Plane for Enhanced

		Bandwidth", International Conference on Wireless Communication ICWiCOM, 2021.	
Area of Specialization	:	Antennas and Microwave, VLSI Design	
PhDs / Projects Guided	:	Projects at Masters level:	05
Books Published / IPRs / Patents	:	<ol> <li>Basic VLSI Design</li> <li>Advanced VLSI Design</li> <li>IC Technology</li> <li>VLSI Design and Technology</li> </ol>	Tech Knowledge Publication
Professional Memberships	:	Life Member of Indian Society for Technical Education (ISTE)	LM 57594
Awards	:	Best paper Award	"Air Suspended Multiband E- shaped Antenna", International Conference On Computing, Communication, Control and Automation, IEEE, 2018, Pune "VLSI Design of High Speed Vedic Multiplier for FPGA Implementation" International conference on Engg. & Technology ICETECH 2016, Tamilnadu
			"Efficient data path Designing Using Reversible Conservative Logic" on 8 <sup>th</sup> WSEAS International conference on Circuits and System, 2004.
Grants fetched	:	Project Research Grant	University of Mumbai, 2016
Interaction with Professional Institutions	:	Reviewer	<ul> <li>IETE Journal of Research</li> <li>IEEE Transactions on Antennas and Propagation</li> <li>Progress in Electromagnetic Research (PIER Journal)</li> </ul>
Subjects Taught	:	UG Level:         ➤ Digital System Design         ➤ VLSI Design         ➤ Computer Communication Network         ➤ Control System         ➤ Digital Communication         PG Level:         ➤ CMOS Mixed signal VLSI	

Projects Guided	:	<u>UG Level:</u>	
		<ol> <li>Implementation of Smart C 2015-2016)</li> <li>Implementation of a syste emergencies using GPs and</li> <li>Hazardous gas emission m (AY 2016-2017)</li> <li>Increasing agricultural p management (AY 2017-201</li> <li>Design of an energy efficie (AY 2017-2018)</li> <li>Light fidelity based data trant</li> <li>Room service robot with sec 2018-2019)</li> <li>Industrial Liquid Mixing Au (AY 2019-2020)</li> <li>SnapRV32 – A 32-bit proce</li> <li>Floating Point Single Preciss</li> <li>Universal Asynchronous Res</li> </ol>	Descilloscope using Android Platform (AY tem to access nearest hospital during GSM (AY 2016-2017) nonitoring system with centralized server productivity using IoT and livestock 8) nt arithmetic circuit using reversible logic nsmission (AY 2018-2019) curity features using Image processing (AY atomation Using PLC and Microcontroller. essor (AY 2019-2020) ion ALU using Verilog (AY 2020-2021) eceiver Transmitter (AY 2020-2021)
		<ol> <li>PG Level:</li> <li>Performance Analysis of E Low Power VLSI Design (A</li> <li>Design &amp; Implementation o (AY2015-16)</li> <li>Low Power Multiplier Desig</li> <li>FPGA Implementation of H AES Algorithm (AY2014-1</li> <li>Efficient VLSI Design of D</li> </ol>	Energy Efficient Adiabatic Technique for AY2014-16) f high speed low power VLSI circuit gn Using Adiabatic Logic (AY2012-13) igh Performance VLSI Architecture for 6) CTQ Processor (AY2014-16)
Recommended Students for Higher Education	:	Name of the StudentShreya GuptaRani SaklechaPrachi SadaranganiDhoot AyushSanghavi JeetKeval Prakash KamdarShah AviMadhura DaptardarChirag MulchandaniRhythm PatwaYash Jain	University/IndustryPurdue UniversityPyU TandonNortheastern UniversityArizona State UniversityUniversity of MarylandGeorgia Institute of TechnologyUniversity of Southern CaliforniaRutgers UniversityColumbia University, New YorkUniversity of North Carolina at CharlotteColumbia University, New York
Institute/Department Responsibility handled:	:	<ul> <li>Time table Coordinator</li> <li>NAAC Criteria 5 Department</li> <li>NBA Criterion 8 Department</li> <li>Admission Committee Ment</li> <li>Alumni Coordinator</li> </ul>	nt Level Coordinator nt Level Coordinator nber